| 1 |
ZHANG H, SÁNCHEZ-SINENCIO E.. Linearization techniques for CMOS low noise amplifiers: A tutorial. IEEE Transactions on Circuits and Systems I: Regular Papers, 2011, 58 (1): 22- 36.
|
| 2 |
CHEN H K, LIN Y S, LU S S.. Analysis and design of a 1.6–28-GHz compact wideband LNA in 90-nm CMOS using a π-match input network. IEEE Transactions on Microwave Theory and Techniques, 2010, 58 (8): 2092- 2104.
|
| 3 |
VIGILANTE M, REYNAERT P. 20.10 A 68.1-to-96.4GHz variable-gain low-noise amplifier in 28nm CMOS [C]// 2016 IEEE International Solid-State Circuits Conference (ISSCC). IEEE, 2016: 360-362.
|
| 4 |
JAHANIAN A, HEYDARI P. A CMOS distributed amplifier with active input balun using GBW and linearity enhancing techniques [C]// 2011 IEEE Radio Frequency Integrated Circuits Symposium. IEEE, 2011: 1-4.
|
| 5 |
KOBAYASHI K W, DENNINGHOFF D, MILLER D.. A novel 100 MHz–45 GHz input-termination-less distributed amplifier design with low-frequency low-noise and high linearity implemented with a 6 inch 0.15 μm GaN-SiC wafer process technology. IEEE Journal of Solid-State Circuits, 2016, 51 (9): 2017- 2026.
|
| 6 |
LIANG C J, CHIANG C W, ZHOU J, et al. A tri (K/ka/V)-band monolithic CMOS low noise amplifier with shared signal path and variable gains [C]// 2020 IEEE/MTT-S International Microwave Symposium (IMS). IEEE, 2020: 333-336.
|
| 7 |
HSIEH K A, WU H S, TSAI K H, et al.. A dual-band 10/24-GHz amplifier design incorporating dual-frequency complex load matching. IEEE Transactions on Microwave Theory and Techniques, 2012, 60 (6): 1649- 1657.
|
| 8 |
JHON H S, JUNG H, KOO M, et al. A concurrent dual-band CMOS low-noise amplifier for ISM-band application [C]// 2008 International SoC Design Conference. IEEE, 2008: III-27-III-28.
|
| 9 |
PAN D F, DUAN Z M, CHAKRABORTY S, et al.. A 60–90-GHz CMOS double-neutralized LNA technology with 6.3-dB NF and −10dBm P−1dB. IEEE Microwave and Wireless Components Letters, 2019, 29 (7): 489- 491.
|
| 10 |
WANG X, ZHANG Z Y, REN J Y, et al. A 134-154 GHz low-noise amplifier achieving 36.3-dB maximum gain with 3.8-dB minimum noise figure for D-band imaging system [C]// 2022 IEEE 65th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2022: 1-5.
|
| 11 |
KIM Y M, HAN H, KIM T W.. A 0.6-V + 4 dBm IIP3 LC folded cascode CMOS LNA with gm linearization. IEEE Transactions on Circuits and Systems II: Express Briefs, 2013, 60 (3): 122- 126.
|
| 12 |
ZHANG K J, SHI C Q, CHEN G S, et al. A 64.5-88 GHz coupling-concerned CMOS LNA with >10 dB gain and 5 dB minimum NF [C]// 2020 IEEE/MTT-S International Microwave Symposium. IEEE, 2020: 337-340.
|
| 13 |
JIANG Z D, LIU Z Q, LIU H H, et al.. A 24 GHz enhanced neutralized cascode LNA with 4.7 dB NF and 19.8 dB gain. IEICE Electronics Express, 2018, 15 (11): 20180464.
|
| 14 |
KONG S, LEE H D, JANG S, et al. A 28-GHz CMOS LNA with stability-enhanced gm-boosting technique using transformers [C]// 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC). IEEE, 2019: 7-10.
|
| 15 |
QIU L, LIU J B, DONG Q Y, et al.. Ultralow power E-band low-noise amplifier with three-stacked current-sharing amplification stages in 28-nm CMOS. IEEE Microwave and Wireless Components Letters, 2022, 32 (6): 732- 735.
|
)
中文核心期刊
