Journal of East China Normal University(Natural Science) >

2022 , Vol. 2022 >Issue 2: 143 - 154

DOI: https://doi.org/10.3969/j.issn.1000-5641.2022.02.017

Physics and Electronics

Design of a reconfigurable active filter chip

  • Junwei YU ,
  • Shengxi DIAO
Expand
  • School of Communication and Electronic Engineering, East China Normal University, Shanghai 200241, China

Received date: 2020-12-25

  Online published: 2022-03-28

Fold

Abstract

Recently, research on multi-mode, multi-band transceivers has garnered significant interest; in this context, the Software-Define Radio (SDR) system is considered a good candidate. To reduce the negative influence of out-of-band interference on transceiver performance of the SDR system, a high out-of-band rejection IF (intermediate frequency) filter with tunable bandwidth and programable gain is proposed. The proposed filter consists of a biquadratic Gm-C filter, a gain-boosting stage, and a 5th-order elliptic filter. In the proposed filter, the variable gain is achieved using a biquadratic Gm-C filter and a gain-boosting stage, and the tunable bandwidth is achieved using capacitor arrays. In addition, a 5th-order elliptic filter is added to improve out-of-band rejection. The post-layout simulation shows that the bandwidth is tuned over a range of 1 MHz–30 MHz, and the minimum out-of-band rejection at twice the bandwidth reaches 44.56 dB. The gain control range is from –20 dB to 20 dB, and the power consumption and active area for the analog counterpart is 5.1 mW and 1.23 mm2, respectively. The proposed filter is suitable for the analog front-end of multi-mode communication terminals.

Key words： active filter; bandwidth tunable; gain programable; high out-of-band rejection; low power consumption

Cite this article

Junwei YU , Shengxi DIAO . Design of a reconfigurable active filter chip[J]. Journal of East China Normal University(Natural Science), 2022 , 2022(2) : 143 -154 . DOI: 10.3969/j.issn.1000-5641.2022.02.017

References

1 LEWINSKI A J, SILVA-MARTINEZ J. A 30-MHz fifth-order elliptic low-pass CMOS filter with 65-dB spurious-free dynamic range. IEEE Transactions on Circuit and Systems I: Regular Papers, 2007, 54 (3): 469- 480.
2 LAXMINIDHI T, PRASADU V, PAVAN S. Widely programmable high-frequency active RC filters in CMOS technology. IEEE Transactions on Circuit and Systems I: Regular Papers, 2009, 56 (2): 469- 480.
3 BEG P, MAHESHWARI S, SIDDIQI M A. Digitally controlled fully differential voltage- and transadmittance-mode biquadratic filter. IET Circuits, Devices & Systems, 2013, 7 (4): 193- 203.
4 东尚清. 可调带宽低功耗超宽带Gm-C低通滤波器的研究与设计 [D]. 上海: 复旦大学, 2013.
5 张欣旺. 面向行业专网的软件无线电接收机芯片关键技术研究 [D]. 北京: 清华大学, 2015.
6 SCHAUMANN R, VALKENBURG M E V. Design of Analog Filters [M]. New York: Oxford University Press, 2001.
7 RAY S, HELLA M M. A 10 Gb/s inductorless AGC amplifier With 40 dB linear variable gain control in 0.13 μm CMOS. IEEE Journal of Solid-State Circuit, 2016, 51 (2): 440- 456.
8 NAUTA B. A CMOS Transconductance-C filter technique for very high frequencies. IEEE Journal of Solid-State Circuit, 1992, 27 (2): 142- 153.
9 REZAEI F. Adaptive gm3 cancellation linearisation and its application to wide-tunable Gm-C filter design . IET Circuits, Devices & Systems, 2017, 11 (5): 478- 486.
10 CROMBEZ P, CRANINCKX J, STEYAERT M. A 100kHz-20MHz reconfigurable nauta Gm-C biquad low-pass filter in 0.13 μm CMOS [C]// IEEE Asian Solid-State Circuits Conference. IEEE, 2007: 444-447.
11 CROMBEZ P, CRANINCKX J, STEYAERT M. A linearity and power efficient design strategy for architecture optimization of Gm-C biquadratic filters [C]// 2007 Ph. D Research in Microelectronics and Electronics Conference. IEEE, 2007: 229-232. DOI: 10.1109/RME.2007.4401854.
Options
Outlines

/

〈 〉